HTD Resources PVT. LTD
This listing was posted on hirist.
Design Engineer - ASIC/RTL Design (4-7 yrs) Bangalore (Semiconductor/VLSI/EDA)
Location:
Bangalore
Description:
Job Description :Key Responsibilities :Logic Design / RTL Design :- Develop and implement RTL designs for ASIC/IP projects.- Ensure that designs meet specified requirements and performance targets.- Perform design verification to ensure functional correctness.IP Design and Integration :- Design and integrate IP cores into complex SoC architectures.- Collaborate with system architects and other design teams to ensure seamless IP integration.ASIC Development Tools :- Utilize industry-standard tools for ASIC development, including Lint and Clock Domain Crossing (CDC) analysis tools.- Identify and resolve design issues using these tools to ensure robust and reliable designs.Synthesis and Timing :- Engage in synthesis activities, including netlist generation and optimization.- Understand and apply timing concepts to ensure designs meet timing requirements.Protocol Knowledge :- Apply knowledge of AMBA protocols (AXI, AHB, APB) in the design and integration processes.- Understand SoC clocking and reset architecture to ensure proper operation of integrated IPs.Required Qualifications :Experience :- 4 to 7 years of professional experience in ASIC/IP design.- Proven experience in logic design and RTL design.- Demonstrated expertise in IP design and integration.Technical Skills :- Proficiency in using ASIC development tools, particularly Lint and CDC analysis.- Solid understanding of synthesis and timing concepts.- Familiarity with AMBA protocols (AXI, AHB, APB) and SoC clocking/reset architectures.Soft Skills :- Strong analytical and problem-solving abilities.- Excellent communication and teamwork skills.- Ability to work independently and manage multiple tasks simultaneously.Preferred Qualifications :Advanced Knowledge :- Experience with advanced synthesis techniques and tools.- In-depth understanding of timing closure and optimization.- Familiarity with power optimization strategies in ASIC design. (ref:hirist.tech)
Visit Our Partner Website
This listing was posted on another website. Click here to open: Go to hirist
Important Safety Tips
- Always meet the employer in person.
- Avoid sharing sensitive personal and financial information.
- Avoid employment offers that require a deposit or investment.
To learn more, visit the Safety Center or click here to report this listing.
More About this Listing: Design Engineer - ASIC/RTL Design (4-7 yrs) Bangalore (Semiconductor/VLSI/EDA)
Design Engineer - ASIC/RTL Design (4-7 yrs) Bangalore (Semiconductor/VLSI/EDA) is a Engineering Design Engineer Job at HTD Resources located in India. Find other listings like Design Engineer - ASIC/RTL Design (4-7 yrs) Bangalore (Semiconductor/VLSI/EDA) by searching Oodle for Engineering Design Engineer Jobs.
Design Engineer - ASIC/RTL Design (4-7 yrs) Bangalore (Semiconductor/VLSI/EDA) is a Engineering Design Engineer Job at HTD Resources located in India. Find other listings like Design Engineer - ASIC/RTL Design (4-7 yrs) Bangalore (Semiconductor/VLSI/EDA) by searching Oodle for Engineering Design Engineer Jobs.