VIDPRO CONSULTANCY SERVICES
This listing was posted on hirist.
Senior DFT Engineer - SoC/ASIC Design (5-7 yrs) Bangalore/Mumbai
Location:
Bangalore/Mumbai
Description:
About the job :Location : Bangalore, MumbaiExperience : 5+ yearsJob Description :We are seeking a talented Senior DFT Engineer or Lead to join our dynamic team in Bangalore and Mumbai. As a key member of our Design for Test (DFT) team, you will be responsible for implementing DFT architectures, leveraging your expertise in JTAG, Scan Compression Techniques, and Synopsys tools. This role requires a deep understanding of DFT methodologies and a proven track record in delivering high-quality designs.Key Responsibilities :- Develop and implement DFT architectures for complex ASIC and SoC designs.- Design and implement JTAG interfaces and protocols.- Utilize Scan Compression Techniques (i.e., ATPG, MBIST) to optimize test pattern generation and reduce test time.- Collaborate closely with design and verification teams to ensure DFT requirements are met.- Perform DFT insertion, including Scan Insertion, ATPG, and Memory BIST insertion.- Validate and debug DFT features and functionalities.- Utilize Synopsys tools (ie., DFT Compiler, TetraMAX) for DFT implementation and verification.- Develop and maintain DFT documentation, including DFT specifications and test plans.- Stay updated with the latest advancements in DFT methodologies and technologies.Required Skills And Qualifications :- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.- 5+ years of experience in DFT engineering roles.- Strong understanding of DFT architectures, including JTAG and Scan Compression Techniques.- Proficiency with Synopsys DFT tools such as DFT Compiler, TetraMAX, and SpyGlass DFT.- Experience in ATPG, MBIST, and other DFT techniques.- Solid understanding of ASIC and SoC design flow and methodologies.- Excellent problem-solving and analytical skills.- Strong communication and interpersonal skills, with the ability to work in a collaborative team environment.Preferred Skills :- Experience with Mentor Graphics DFT tools (i,e., Tessent).- Familiarity with RTL design and verification.- Knowledge of FPGA prototyping and emulation.- Experience in leading or mentoring junior engineers.Benefits :- Competitive compensation package including salary, bonus, and benefits.- Opportunity to work on cutting-edge ASIC and SoC designs with industry leaders.- Career growth and advancement opportunities in a fast-growing organization. (ref:hirist.tech)
Visit Our Partner Website
This listing was posted on another website. Click here to open: Go to hirist
Important Safety Tips
- Always meet the employer in person.
- Avoid sharing sensitive personal and financial information.
- Avoid employment offers that require a deposit or investment.
To learn more, visit the Safety Center or click here to report this listing.
More About this Listing: Senior DFT Engineer - SoC/ASIC Design (5-7 yrs) Bangalore/Mumbai
Senior DFT Engineer - SoC/ASIC Design (5-7 yrs) Bangalore/Mumbai is a Engineering Engineer Job at Vidpro Consultancy Services located in India. Find other listings like Senior DFT Engineer - SoC/ASIC Design (5-7 yrs) Bangalore/Mumbai by searching Oodle for Engineering Engineer Jobs.
Senior DFT Engineer - SoC/ASIC Design (5-7 yrs) Bangalore/Mumbai is a Engineering Engineer Job at Vidpro Consultancy Services located in India. Find other listings like Senior DFT Engineer - SoC/ASIC Design (5-7 yrs) Bangalore/Mumbai by searching Oodle for Engineering Engineer Jobs.