-
Design Verification Engineer - UVM/System Verilog (10-18 yrs)
Engineering · A Leading Consulting Firm · Malaysia/Overseas/InternationalJob Description :- Develop System Verilog based VMM/UVM test bench environment- Develop a co-simulation environment to verify between C/C++ models and RTL modules- Create testbench specifications and coverage plans Implement constrained-random seq...A leading Consulting firm ·3 weeks ago on hiristTools