MY Search
This listing was posted on hirist.
Senior Analog Circuit Design Engineer - RTL/Verilog (4-11 yrs) Bangalore
Location:
Bangalore
Description:
Job Description :Our client is a technology consulting company with focus on Semiconductor ASIC Design Services, Embedded Software Development bringing best-in-class expertise - from specification to design and development with first pass silicon success.They are looking for Senior Analog Circuit Design Engineers to be based at Bangalore with the following :- Total 5 to 10 years of experience with 5+ years in Analog, IO and High Speed SERDES.- Must have experience in IO protocols like DDRIO, HBMIO, UCIx, PCIe, USB, MIPI (CSI/DSI) IO - Must have experience in Analog macros like Transmitter, Receivers, PLL, DLL, LDO, Clocking buffers, Clock Receivers, Deskew circuits, Serializers, Deserializers, Equalization schemes (CTLE, DFE), CDRs circuit - Must have expertise in any scripting language - Experience in any RTL language (verilog, VHDL) will have additional preference.- Must have have good communication skills and expertise over Cadence tool suite (Virtuoso, Spectre etc) for simulation and analysis.- Education : BTech/ BE (EC,EEE,CS) MTech - VLSI- Budget : Open for right candidate (ref:hirist.tech)
Visit Our Partner Website
This listing was posted on another website. Click here to open: Go to hirist
Important Safety Tips
- Always meet the employer in person.
- Avoid sharing sensitive personal and financial information.
- Avoid employment offers that require a deposit or investment.
To learn more, visit the Safety Center or click here to report this listing.
More About this Listing: Senior Analog Circuit Design Engineer - RTL/Verilog (4-11 yrs) Bangalore
Senior Analog Circuit Design Engineer - RTL/Verilog (4-11 yrs) Bangalore is a Engineering Design Engineer Job at MY Search located in India. Find other listings like Senior Analog Circuit Design Engineer - RTL/Verilog (4-11 yrs) Bangalore by searching Oodle for Engineering Design Engineer Jobs.
Senior Analog Circuit Design Engineer - RTL/Verilog (4-11 yrs) Bangalore is a Engineering Design Engineer Job at MY Search located in India. Find other listings like Senior Analog Circuit Design Engineer - RTL/Verilog (4-11 yrs) Bangalore by searching Oodle for Engineering Design Engineer Jobs.